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Abstract
The Pipelined Interconnect Free (PIF) logic design methodology has the potential
to eliminate several problems that are faced by the modern technology digital designers.
It is very easy to model and it gives an exact idea of the circuit layout during design
phase only as it uses only one type of gate and does not have any global interconnects.
The thesis discusses the PIF logic circuits, their applications and performance. It
discusses the full implementation of a PIF one bit full adder starting from schematic to
layout stage. It discusses the issues related to the implementation of larger PIF logic
circuit like a multiplier. The thesis also explains the design of an automated CAD tool
which will have an interface for schematic entry of the PIF logic circuit and will generate
the physical layout for the circuit in the form of a CIF file. The tool functioning is
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1. Introduction
As the feature size of the semiconductor technologies is continuously decreasing,
digital circuit and system designers are facing problems of increased complexity. Some
of these problems are related to global interconnect, power management, noise
suppression and reusability of the designs. Many efforts have been taken to solve these
problems using methods such as interconnect optimization, delay uncertainty analysis,
selective powering scheme and multi threshold devices. However many of these focus on
one particular problem. There is no unique solution for all.
The Pipelined Interconnect Free (PIF) logic suggested in [1] attempts to address
most of these problems.
1.1 Organization of the thesis
First chapter of this thesis takes a look at various problems faced by the modern
designers. Second chapter explains the background of the PIF logic design methodology
and sample circuit of one bit full adder. In the third chapter applications ofPIF logic, its
performance, comparison with conventional logic design style and issues related to the
implementation of PIF circuits are discussed. Fourth chapter details about the design of
an automated tool which is developed for PIF logic layout. Fifth chapter gives the
information about the tool usage. Finally the sixth chapter concludes the thesis with the
conclusion and a brief look at future research possibilities.
1.2 Scope of the research
Gain a comprehensive view of current design problems and how PIF logic
can address them.
Transistor level implementation of 16 bit PIF adder and multiplier involving
schematic design, simulation and physical layout to analyze the PIF logic
performance and study of issues involved in this process.
Implementation of a butterfly unit in PIF logic using adders and multipliers,
which forms a basic building element of a FFT processor unit.
Implementation of an automated CAD tool which will make the layout ofPIF
logic based circuits easier.
1.3 Interconnects
As the semiconductor technology is advancing towards deep submicron region
and the speed of digital circuits is increasing, interconnects are increasingly affecting the
performance of the circuits [2] [3]. The ITRS 2003 edition has identified interconnects as
one of the major challenges the industry is facing today. The purpose of interconnect is to
distribute clock, power, ground and other signals to the circuit elements. Ideal
interconnect is modeled as a zero resistance connection between two points and it does
not affect circuit performance at all. But a real interconnect introduces resistive,
capacitive and inductive parasitics that can have a dominant effect on the circuit
performance. These parasitic effects exhibit a scaling behavior. Their effects increase as
device dimensions are decreased and they become more dominant in the deep submicron
technologies and thus can not be neglected. The conditions worsen by the fact that these
technologies make possible the production of large die sizes economical. This in turn
results in an increase in the average length of an interconnect wire and the associated
parasitic effects [4] [5].
When interconnects become sufficiently long or when the circuit becomes
sufficiently fast, the inductance associated with the interconnect starts to dominate the
delay behavior and transmission line effects must be considered [4].
The inductive and capacitive parasitics cause crosstalk which is a source of noise
and noise affects the reliability of the circuit. The capacitive parasitics affect the
propagation delay. For example as the parasitic load capacitance increases, speed of the
circuit decreases. The resistive parasitics result in an ohmic voltage drop that degrades
the signal levels. The resistive parasitics also affect the speed of the circuit by increasing
the RC time constant of the circuit.
Modern high speed digital circuits are very sensitive to clock skew and variations
in the clock signal. The resistive and capacitive parasitics are one of the causes for clock
skew.
It is very important to consider all these effects during the circuit simulation so
that the fabricated circuit will work as desired. If these are not taken into account during
simulation phase the circuit may work during simulation but may fail after fabrication.
This causes a low yield for the fabricated chip.
There are different models available to model these parasitics effects. But when
one has to consider all the effects simultaneously the task is very difficult. It increases the
computational effort to a large extent and analysis becomes complex and time
consuming. This may not be practical in every case.
Efforts have been taken to reduce these parasitics. For example, different
materials are used for interconnects so as to reduce its resistance and the RC delay [6].
Different design styles are also attempted [5]. It has been shown by researchers that the
global interconnect performance needed for future generations of ICs can not be achieved
even with the most optimistic values of metal resistivity and dielectric constant [2]. To
minimize the length of global interconnects; some design modifications can be done.
People are also thinking of using RF/Microwave and Optical interconnects but they are
complex to implement and require a great design effort [2] [7]. A lot of research is going
on towards this problem at many premier institutes [8],
1.4 Power consumption
The second major challenge identified by ITRS is power consumption and
leakage currents. Ideally a CMOS circuit conducts current only when it is switching
between two states. This power consumption is known as dynamic power consumption.
This can be expressed in an equation form as:
P,fyn=CLVDD2f, where, (1)
Pdyn = Dynamic power consumption.
Cl = load capacitance.
Vdd = Supply voltage.
f= switching frequency of the circuit.
The above equation shows that the dynamic power consumption is independent of device
sizes and only depends on load, supply voltage and switching frequency. Reducing Vdd
has a quadratic effect on dynamic power consumption i.e. it reduces quadratically.
In reality the CMOS circuit does consume some power when it is not switching i.e. when
it is static, called static power consumption. This is caused by the sub-threshold currents,
and junction leakage currents. This can be expressed as:
Pstat = IleakageVoD, where (2)
Pstat= static power consumption
leakage - Total leakage current
Vdd = supply voltage.
As can be seen from the above equation the static power consumption is directly related
to supply voltage if leakage current is fairly constant. For larger device dimensions, in
micrometer range, the total static power consumption was much smaller compared to the
dynamic power consumption and hence could be neglected. As the devices are scaled
down and we enter the submicron region with reduced supply voltage, power
consumption per device is decreasing, but overall power consumption for the circuit is
increasing because number of devices per unit area is increasing. Due to this increased
number of devices per unit area and the reduced channel lengths, the static power is
becoming a significant contributor to the total power consumption and it is becoming
comparable with the dynamic power consumption [9].
Today's designers mostly prefer sequential logic design, which concentrates the
switching activity to particular areas of the chip putting the rest of the area in the static
state. As seen above, this causes an increase in the static power consumption which is the
dominant factor in submicron technology. Therefore the overall power management of
the circuit becomes difficult. It is advisable to distribute the switching activity over the
entire chip rather than concentrating in a small area at a time.
Some of the efforts towards tackling the problem of power consumption can be
found in [10] [11].
1.5 Noise management
The increased number of transistors per die makes the design of complex digital
circuits possible. These digital circuits generate noise due to switching. MOSFETs also
causes thermal as well as flicker noise. This poses a problem in a mixed signal
environment like a DAC (digital to analog converter).
Noise increases the propagation delay in a circuit and hampers the signal
integrity. The supply voltage is decreasing with the technology reducing the noise
margins and the noise immunity of the circuit.
Ground bounce introduced by the L*di/dt voltage drop over the supply
interconnects is one of the most important sources ofnoise in current circuits. One way to
reduce ground bounce is to provide sufficient supply pins and to control the slopes of the
off-chip signals.
Modeling of noise in a circuit is always a difficult task. Modern technologies
allow up to 6 technology layers. These layers use different materials and add their own
(capacitive, resistive and inductive) parasitic effects. They also form a source of noise.
Taking all these effects into consideration to model the noise is a complex task. One
solution to overcome this is to simplify the circuit design by using lesser number of
layers for making connections in the circuit. This will help to model and analyze the
circuit easily. Some methods to overcome this problem are discussed in [12].
1.6 Reusability of the design with technology
The ITRS roadmap also states that the scaling and reuse of the design is also a
challenging problem [13]. The prime reason for this is that most of the designs are
custom made for a particular technology. This is due to that fact that the design rules do
not scale linearly in the submicron range i.e. we can no longer use the lambda rules once
we go below 1 micron technology. When scaling in the submicron range the relations
between the different layers tend to vary in a nonlinear way that cannot be adequately
covered by the linear scaling lambda rules. Another reason is that, lambda rules tend to
be conservative and result in an over conservative design [4]. Also as we are not able to
use the designs from the previous technology, money and time are needed for the new
development. It would be better if we can improve the reusability of the designs. The
effects of technology scaling also dictate the logic style of the circuit [14].
With the advanced technology new layers are used and new materials are used for
the layers. So the models from the previous technology can not be used for the new
technology. New models need to be used. This makes the modeling and simulation of
circuits in the new technology costly and time consuming.
There are a few solutions available to above mentioned problems which take care
of individual problems but there is no single solution available which will take care of all
the problems. Efforts need to be put in so that one particular solution can help solve most
of the problems.
As a step towards this, the Pipeline Interconnect Free Logic is designed. It will be
discussed in the next chapter.
2. Pipelined Interconnect Free logic background work
The Pipelined Interconnect Free (PIF) logic design methodology tries to solve the
problems due to long interconnect described in the previous chapter. It replaces
conventional interconnects with chains of gates. It helps to design a well structured and
predictable design that is easy to model and simulate. In addition, it gives detailed
information about the physical layout of the circuit at an early stage of gate level design.
This technique is very useful when the design needs to be scaled with the technology.
Following sections discuss this PIF technique in detail with a design example.
2.1 PIF logic design rules as formulated in [1]
The PIF logic aims at replacing the interconnect wires with chains of gates. The
reason is that interconnect wire delays are larger and more difficult to model, analyze and
simulate than gate delays. By using only one type of gate, the complexity of the design
process is even further reduced. The modeling, simulation and characterizing the design
becomes less difficult as this has to be carried out for only one type ofgate. The PIF logic
design rules are created to meet the requirement of designing circuit that uses no global
interconnect.
Following are the PIF logic design methodology rules.
1 . Only one type of logic gate is used for the design. Either NAND or NOR) can
be used. The purpose is that it can be used as a building block to implement
any other arbitrary logic function. NAND is preferred because it results in a
series chain in the NMOS pull down network, which is preferable to the series
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Fig. 2.1 PIF logic design rules [1].
2. Assuming a layout on a two dimensional plane, there are eight possible I/O
connections to and from each gate. Any gate can have connections possible to
its eight contagious gates i.e. each input can be driven by one and only one
output of the eight adjacent neighboring gates.(fig 2.1 A)
3. The output of each gate drives one or two inputs of the adjacent neighbor
gates. However two is preferred to get better delay balancing, (fig. 2. 1 B)
4. If the output is to be used to drive a single gate in inverter configuration, the
output drives both inputs of the gate to balance the load of all gate output
(fig. 3.1 C)
5. If the output is to be used to drive two gates in inverter configuration, one of
the inputs of each gate must be connected to Vdd for NAND or to GND for
NOR and the other one can be connected to the output of the driving gate.
This will help to maintain the load balancing.
6. Only one gate delay difference is allowed between input sources of any gate.
For example in fig 2.1 B signal from input SI arrives one gate delay later than
S2 due to the delay forDl. This rule is required because many designs require
the use of the complement of an input signal in addition to the signal itself.
The only way they both can be used is if one gate delay is allowed between
these signals.
As can be seen above, the PIF logic design methodology is applied at the gate
level. Also as the design is described at the structural level using only one type of gate
and as only adjacent connections are allowed; it gives a very accurate idea of the physical
layout of the circuit. There are no global interconnects, so the design can be easily ported
from one technology to other.
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2.2 Design example of a one bit full adder as described in [1]
The concept of PIF logic design can be well illustrated with design of a one bit
full adder. A ripple carry adder configuration is chosen for this because it can be easily
pipelined by chaining Cout from one logic block to the next with appropriate delay in the
input and output data paths. This makes it possible to build a 16 bit adder by connecting
the one bit full adder blocks and delay elements appropriately.
The logic functions for a full adder are:
SUM ={ABCin)
C0UT =[(A.B)+(A.Cw)+(B.Cin)]
XOR can be implemented using one of the following Boolean equations:
xor = [(ba)+(ab)\
xor = [(a*b)+(ab^
Any one or both forms of the XOR can be used to implement the SUM term of the full
adder.
Conventional one bit full adder circuit diagram and block diagram for 4 bit adder
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Fig.2.2. A one-bit full adder in conventional logic.
Using this 1 bit full adder as a building block a 4-bit adder can be build as below:
a3 b3 a2 b2 al bl
Fig. 2.3 Four bit adder
aO bO


































Now we will discuss the design of the PIF logic FA with the help of fig 2.3
Fig. 2.4 One bit full adder using PIF logic approach [1].
First the SUM and COUT equations are implemented using only NAND gates. Then
other NAND gates are added to balance the delays and to follow the PIF logic rules. The
core logic part analysis shows that for the first XOR in the SUM equation, the first form
of XOR equation can be used because A*B part of the function at location G4 can be
reused in the COUT function. The XOR1 (first XOR term of the SUM equation) output is
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formed at location 13. For the second part of the SUM equation the second form of the
XOR equation is used because it needs less logic depth and uses fewer NAND gates for
implementation.
The COUT term is formed in parts. A*C is formed at location E6, B*C is formed
at location G5 and finally A*B at location G4. They are combined to produce COUT at
location 15. The last two gates in the COUT chain are used to balance the delay between
the SUM and COUT outputs.
The input data path routing is the main difficulty in the design. The goal is to
place the input signals in the correct position to be used in the addition function. For
example, Cin signal has to routed from location A2 to location D5 to simplify the
formation ofCOUT. The output data path is used to route the output signals to the correct
location and balancing the output signal delay. The intermediate routing that required
mainly in making COUT is aimed to balance the intermediate logic outputs to observe the
PIF design logic design rules. As seen in the fig, the I/O pins are positioned to enable the
chaining of the COUT of one stage to the Cin of the next stage. In addition, additional
space is left below the SUM output to place the delay elements for constructing a larger
circuit.
The resulting circuit is a six by ten NAND2 gate cells with twelve level logic
depth. In theory it can process up to twelve additions at the same time. In practice, due to
parameter variations the data set is pipelined at a lower speed.
Implementation of this full adder using a CAD tool and its analysis is done in the
next chapter.
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3. Application of PIF logic
In the previous chapter a one bit full adder was shown using the PIF logic
approach. The next step is to form a schematic in a CAD tool and simulate it to verify the
results. This task is carried out using Cadence tool. IBM 0.25 u technology is chosen for
this purpose.
3.1 Analysis ofPIF full adder
The PIF adder schematic is formed using NAND gates of appropriate transistor
sizes. Transistor W/L ratios are chosen such that the delay for pull down network (PDN)
is equal to pull up network (PUN). This gives equal rise and fall times for the output.
Also the fact that each gate has to drive at the most 2 gates at its output, is taken into
consideration.
Consider the NAND gate schematic shown in fig 3.1. For sizing of the transistors
we always consider the worst case. To get logic 0 at the output in the worst case
condition both NFETs in the PDN need to be conducting. So effective (W/L) ratio of the
PDN is V2 (W/L)n. To get logic 1 at the output in the worst case condition, only one
PFET in the PUN, needs to be conducting. Ratio ofMobility un ofNFET to mobility up
ofPFET is approximately 2 to 3. For modern technologies this ratio is almost equal to 2.
So W/L ratio of the PFET should be 2 times that of PDN. Therefore W/L ratio for the
PFET is chosen as (W/L)n- This is shown if fig 3.1.
15
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Fig. 3.1 NAND gate transistor sizing.
The transition time for the output, which changes later with respect to the other is
noted in the observation table. For example, if input changes from 000 to 111, both SUM
and COUT will change from 0 to 1. In this case, suppose COUT changes from 0 to 1 (say
at 3.2 ns) after SUM changes from 0 to 1 (say at 3ns), the time for COUT is noted in the
observation table. This particular choice for the input is chosen because it is the worst
case scenario as all the inputs make transition and so all the gates in the adder changes
states.
Following are the tabulated results for the FA simulation.
















1 1 1 4.022 4.701 0.679
1 1 0 4.575 5.127 0.552
1 0 0 5.575 6.229 0.654
0 1 1 6.075 6.767 0.692
0 1 0 6.574 7.258 0.684
0 0 0 3.575 4.127 0.552
In the IBM technology, average approximate delay for a NAND gate (with the NAND
gate connected in INVERTER configuration) is 55 ps. The logic depth for the FA is 12
so the average output delay or the startup latency can approximately predicted to be
around 660 ps i.e. after first input is applied, the output will be available after 660 ps. The
simulation results show the delay near 650 ps. The difference is due to the fact that the
theoretical delay is measured for INVERTER configuration of the NAND gate and the
actual delay of the 2 input NAND gate when both its input are at different logic levels is
different.






























Fig. 3.2 Simulation ofPIF one bit full adder.
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3.2 Performance comparison of PIF logic with conventional
logic
The PIF logic Full adder design shows that global interconnects are not at all used
in the design of a PIF block. All interconnects are made between adjacent gates only.
Therefore, the wires in the circuit are short, easy to model and add minimum parasitic
load. The PIF logic is very well structured which allows easy scaling for the model used
to characterize and analyze the circuit.
The PIF logic approach replaces larger circuits with smaller circuits that are used
more intensely. It helps to reduce the global power dissipation. Though the circuit
switches often causing higher average power dissipation, the power usage efficiency is
higher because a large portion of the consumed power is used for computation and not
wasted in the leakage current in the idle state. As the PIF logic circuits are well
structured, the power density is uniformly distributed. The average power dissipation can
be predicated more accurately.
The PIF logic design can be scaled with technology very easily as it only uses one
type ofgate for the core logic and interconnections. The modeling and simulation for the
PIF logic circuit is less complex and less time consuming.
As the PIF logic is very well structured, it gives an exact idea of the physical
layout during the design phase only. The layout can also be done easily as according to
PIF design rules (refer section 2.2), there are only specific connections allowed between
any two gates.
In the conventional logic the logic depth is only two, so the initial latency for
addition is equal to the delay through two gates only. In PIF logic, the logic depth of the
19
full adder is 12. So the initial latency is equal to the delay through 12 gates.
In IBM 0.25 u technology approximate delay through a NAND gate is 55 ps. So the
initial latency is 660 ps (1.51 GHz). Once the pipelined latency is filled the output
becomes available with an interval of one gate propagation delay between each output
data (assuming that inputs change after one clock delay, 12 additions can be processed at
the same time). This means the maximum throughput of the PIF logic full adder is 18.18
GHz. Suppose the input data is delayed by three gate delays then the throughput ofPIF
adder is scaled down by one third, becoming 6.06 GHz.
Also conventional adder requires only six gates whereas PIF logic requires 51
NAND gates. In IBM 0.25 u technology area of the NAND gate is 4.44 X 6.5 um. So the
area for the PIF full adder is 44 X 39 um. Obviously PIF logic requires larger area. But in
future technology of quantum computing one can not transfer an electron on a bus so PIF
logic will be very useful.
For IBM 0.25 u technology, the dynamic power dissipation per gate (at 2.5 V and
100 MHZ) is approximately 12.24 uW [16]. Using the formula for power calculation
given in [1], the power consumption of the PIF logic full adder is 352.512 uW at 100
MHz.
3.3 Applications ofPIF logic based circuits
The PIF logic approach can be used to build a digital logic. For this the one bit
PIF full adder can be used as a building block and different arithmetic operations can be
implemented. For example with the one bit adder, a 16 bit adder can be build and then
using this 16 bit adder a multiplier can be build. Many applications use adders and
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multipliers as primary building blocks, such as: microprocessors and Digital Signal
Processors. Implementation of a Fast Fourier Transform (FFT) algorithm is one
application which mainly requires adders and multipliers for its operation. A butterfly
unit forms the basic building block for the FFT algorithm implementation. Once the
butterfly is designed one can easily implement the FFT algorithm by instantiating the
butterfly unit and making proper interconnections between them. So the aim is to build a
butterfly computing unit. Following sections discuss its design and difficulties faced
during the course of design.
3.3.1 Fast Fourier Transform (FFT) Background
The Discrete Fourier Transform (DFT) is very important in instrumentation and
Digital Signal Processing (DSP) applications. However, the computing burden of the
DFT had prevented it from being widely implemented in real time applications. There are
certain algorithms which speedup the DFT computation considerably. Most prominent of
these is the Fast Fourier Transform (FFT). In the early days, FFT algorithms were
implemented in software running on general purpose computers. There is always a
demand for higher processing speed. With advance in technology, FFT algorithms are
now implemented on programmable Digital Signal Processors (DSPs), Field
Programmable Gate Arrays (FPGAs) and dedicated FFT processor ICs. These
implementations are faster as compared to the software implementations. Also if the FFT
is implemented as pipelined FFT, it will be faster with some initial data latency. This will
be at a cost of additional hardware. Implementation ofFFT using PIF logic approach will
help to increase the computation speed due to its inherent pipelining property.
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In the next section, we take a brief look at how the FFT algorithm works, and
explain why it is appropriate for PIF implementation.
3.3.2 FFT algorithms
There are different ways to implement the FFT algorithm [15, 25]. One of them
is a Radix-2 FFT algorithm.
The Radix-2 FFT algorithm is based on the divide and conquer approach.




Where v is the number of decomposition stages.
In this algorithm ,the N point DFT is successively decomposed into smaller DFTs in
stages such that smallest DFT will be of size N = 2. Hence this type of algorithms is
called as Radix-2. Because of this decomposition the number of computations and their
complexity is reduced.
As can be seen here, the FFT computation task is reduced to the calculation of a 2
point DFTs and making connections between them. Now this decimation of the DFT can
be in the time domain (Decimation In Time) or in the frequency domain (Decimation In
Frequency).
This can be further explained with an example of a 8 point DFT. Consider a 8
point sequence x(8). Using the Radix-2 FFT algorithm, this sequence is decomposed in 3
stages (according to equation 3.1) with each stage having 4 two point DFTs. Thus DFT
of 8 point sequence can be computed by calculating 12 two point DFTSs and making
22
proper interconnections between them. These interconnections of 2 point DFTs and
















Fig. 3.3 Signal flow graph for 8 point DFT is shown below [15]
Now we will focus on calculation of a 2 point DFT. Once that is done, remainder part is
just managing the data inputs to the DFT and interconnections between all the stages.
The detailed discussion on the Radix-2 DFT can be found in [15]
In general the DFT
,X(k)
for aN point signal x(n) is defined as
AM






"j 2 "^ is defined as the twiddle factor.
In the complex form twiddle factor can be written as,
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WN = cos(2n/N)-jsin(2II/N) (3.3)
Now consider a 2 point data sequence x (2)
= {a, b}
The DFT, X(2)
= {A,B},for this data sequence, using the Radix-2 algorithm is given as:
X(A)
=
a +W2b (3.4 a)
X(B)=
a-W2b (3.4 b)
Above discussion shows that computation of a 2 point DFT forms the
fundamental computation. This 2 point DFT calculation is also called as Butterfly
computation. The module used for computing butterfly computation is called as Butterfly
module. The following section explains this module in detail.
3.3.3 Butterfly module
The butterfly module is shown below:
A = a +WNb
B = a-WNb
Fig. 3.4 Butterfly computation. [15]
The butterfly operation involves one addition, one subtraction and one complex
multiplication. Now we will analyze how many adders, subtracters and multipliers are
actually needed.
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Consider a general complex multiplication (p + jq)
* (r + js), where p, r are real
and q, s are imaginary numbers. The product is given by,
(P + jq)
* (r + js) = [p*r- q*s] + j [p*s + q*r] (3.5)
As can be seen the product also has two parts, [p*r
-
q*s] as real and [p*s + q*r] as
imaginary. One complex multiplication actually involves 4 real multiplications, one
addition and one subtraction. First this complex multiplication is performed and then the
addition and subtraction is performed to get the 2 point FFT.
The following block diagram explains the butterfly operation shown in fig 3.4
and gives an exact idea about the number of adders and multipliers required for this.
Both a and b will have real and imaginary parts as areai, breai, aimgand bimg.
Wnf
will have WNreai as real part and WNimg as imaginary part. Also ,A and B will have
Areai and Breai as real parts and A;mg and Bimg as imaginary parts.
LetWj/b = W
,
which will be a complex multiplication as
Wn1
is complex and will have
real and imaginary part given by Wreai and Wimg. First this complex multiplication is











































Figure 3.5 b Implementation of the Butterfly computation.
Thus it can be seen that one butterfly module requires the following:
Number of adders - 3
Number of subtracters - 3
Number ofmultipliers - 4
This gives us an exact idea of the arithmetic components required. Before proceeding
further the above mentioned butterfly and FFT operation is verified using HDL
(Hardware Description Language) design approach. The required adders, subtracters and
multipliers are implemented in a HDL. Then using these modules, the butterfly module is
implemented and finally the 8 point FFT is implemented structurally. For the HDL
development Verilog [23] is used. After the HDL development is complete the system
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operation is verified using the Cadence simulator. The complete verilog code can be
found in the appendix B. In the code, 16 bit number representation is used. First 8 bits
represent the integer part and next 8 represent the fractional part. 2's complement method
is used to represent negative numbers.
Example FFT: x = [1, 0, 0, 0, 0, 0, 0, 1] is an 8 point data signal. Its FFT, X is
X = [2, 1.707+0.707i, 1+li, 0.2929+0.707i, 0, 0.2929-0.707i, 1-li, 1.707-0.707i]
The simulation for this example in Cadence is shown in the appendix B.
The next step is to implement these arithmetic components using PIF logic
approach and finally make appropriate connections to build this butterfly module.
3.4 Implementation of adder and multiplier
For the implementation of the adder, first the schematic is developed, then
simulation is carried out and finally transistor level layout is performed. IBM 0.25 u
technology is used for this purpose [16]. Cadence tools are used for schematic, simulation
and layout.
We want to design a 16 bit adder. This is done in steps i.e. a 4 bit adder is
designed from the one bit PIF full adder. Using this 4 bit adder, an 8 bit adder is designed
and finally from this a 16 bit adder is designed.
After the adder, a multiplier schematic is designed. For this, different types of
multiplier configurations are studied keeping in mind the PIF logic implementation for
the multiplier. The feasibility ofdata signal routing is a critical factor.
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3.4.1 Adder design and simulation
The block diagram for a 4 bit adder is as shown below:
Fig. 3.6 Four bit PIF adder.
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The delay introduced in the adder schematic is 12 gates because the logic depth for PIF
FA is 12 gates. The delay is nothing but 12 NAND gates in series.
Using this 4 bit adder an 8 bit adder is build as below:
[3:0] r^^
b [3:0]











Fig. 3.7 Eight bit PIF adder.
Using similar approach a 16 bit adder is build.
After the schematic is developed, simulation is carried out using IBM 0.25 u technology.
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3.4.2 Physical layout of the adder
The overall process of layout is made easier due to the divide and conquer
approach and also due to the fact that the PIF logic approach gives a very clear idea of
layout at the design stage and it allows particular connections between any two gates.
































Fig. 3.8 The I/O data path chaining from full adder 0 to full adder l.[l]
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The gates in the row 8 and 9 are part of the delay in fig 3.6. This particular shape for
delay element utilizes the space available at PIF adder inputs and reduces the white
spaces in the design.
First of all a transistor level layout for a NAND gate is created as seen in the
figure 3.9 on the next page. Its area is 4.4 um X 6.5 um. Then the layout for PIF FA is
done. Layout for delay elements is done. The delay element is nothing but a chain of
NAND gates connected in series. After completing individual component layouts, the
layout for the 16 bit adder is completed by putting all the individual layouts together and
making the appropriate connections. At each step, layout versus schematic (LVS) check
is performed.












Fig. 3.9 NAND gate layout for PIF in IBM 0.25 u technology.
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3.4.3 Design of theMultiplier
For the multiplier implementation, first of all, the conventional logic array
























Fig. 3.10 Four bit Array multiplier. [4]
Implementation of this in conventional logic looks straightforward but PIF logic
implementation is a bit complex as it is found that the routing of the data signals in order
to balance the delay and follow the PIF design rules, is very complex.
Many other multiplier configurations have been studied [17, 18, 19, 20, 21].
Finally the Guild multiplier is chosen for the PIF implementation [1, 24]. This multiplier
consists of just elementary Processors (EP) and the basic interconnects between them.
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This topology is well suited for PIF logic because the interconnect data paths between
each EP are uniform. The schematic for the guild multiplier and the EP is as shown
below:
t<? 3? fe* aS b5 a5 fr4 ss<8 hi a3 is'l s2 M 3 5 bO 3D
pt4 p!J p12 p31 f-10
v
*-*4 ; -kbi








Fig. 3.12 Logic connections of an Elementary Processor in the guild multiplier [1].
As a step towards the 16-bit multiplier, a 2 bit Guild multiplier implementation is tried
out using the PIF logic approach. The schematic entry and simulation is done for the
same. During the schematic development, it is seen that routing of data signals is not
straight forward as in the adder. This is shown in fig 3. 12 on the last page of this chapter.
After this a block level schematic for the 16 bit multiplier is developed.
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Once the schematic for the 2 bit multiplier is ready, layout is attempted for the
same. During the layout stage, it is seen that the circuit is very big and making
connections between different gates is becoming very tedious. Also it is very much prone
to connection errors. As can be seen in the PIF diagram, it has various delay elements in
various paths. Their geometry is also not as simple as that in the adder circuit. Doing the
layout for individual delay elements is easy but when all the delay elements need to be
connected together, the physical placement of all the components becomes quite complex
and making connections becomes difficult and prone to errors (see fig 3.12 on the last
page of this chapter). Also size of the layout becomes large and we can not see the entire
circuit properly. One has to zoom in and zoom out the circuit for every connection




The problems discussed in the previous section will be faced in case
of a circuit which has a complex data routing. As the complexity if the circuit increases,
the time for simulation also increases. For example the simulation of 16 bit adder may
take up to two days. The DRC check for 16 bit adder also takes more than one hour to
complete. The butterfly unit is composed of many multipliers and adders making the
circuit very complex. Therefore one needs an automated tool to do the layout. Also the
fact that PIF logic approach designs are very well structured and give an exact idea of the
layout during schematic design can be used to a great advantage in an automated CAD
tool. Next chapter explains the CAD tool developed to overcome these difficulties.
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4. CAD tool for PIF logic design
As seen in the previous chapter, a relatively complex circuit layout is difficult to
do manually. It is vulnerable to errors and the task is tedious, time consuming and takes a
lot of efforts. PIF logic gives a very definite idea about the layout during gate level
design. It allows only particular type of connections between any two gates. These facts
can be used to a great advantage. As a consequence, an effort has been made to develop
an automated CAD tool to perform the layout for PIF logic design. This chapter explains
the tool.
4.1 Tool requirement
Ideally we will like to have a CAD tool which is fully automated for the PIF logic
design approach. User should be able to use the classic design approach for the circuit
design and once that is done the tool should take care of the PIF implementation.
Another desired feature is user should be able to enter the PIF schematic and get
the layout done automatically saving the tedious job of manual layout. This feature is
implemented in this tool.











This part of the tool has been implemented


















Attempt is needed to implement this part.
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A CAD tool with the following requirements has been developed:
1) The user can design the PIF logic based circuit schematic. The tool should be
optimized for the PIF logic i.e. it should take care of the PIF logic design rules during the
schematic entry. The user does not have to worry about that. User just needs to do the
connections. If a connection which violets PIF rules is attempted, the tool will not allow
the connection and will flag an error message.
2) After the user enters the schematic, the tool should save the file in text format at the
desired location. User should be able to reopen the schematic at a later stage to modify it.
3) Once the schematic is ready, a netlist should be generated. This netlist should have the
location information of the NAND gates and the port connections. This netlist should also
be saved in the text format.
4) After the netlist is generated, a CIF (Caltech Intermediate Format) file should be
generated which has the layout information. If this CIF file is fed to a CAD tool, the tool
can convert it to a visible layout if appropriate technology file is provided.


















Fig. 4. 1 Flowchart indicating how the tool works.
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4.2 Design of the CAD tool.
The tool is based on the PIF logic design methodology. The tool is developed in
Windows environment with a GUI (Graphical User Interface) using Visual Basic 6.0
[22]. The application developed is a SDI (Single Document Interface) application i.e. it
contains a single application window which is used for the schematic entry and the
various operation on it. The following sections discuss the design in detail. The related
visual basic code can be found in the appendix A.
4.2.1 Schematic entry
The application form (user screen or window) has some Menu buttons and it is
divided into a number of squares. Every alternate square (in horizontal as well as vertical
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Fig. 4.2 Sample window of the CAD tool.
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These 3 small squares represent 3 ports of the NAND gate (Two inputs and one output)
In Fig. 4.3 one such square representing a NAND gate is enlarged and explained in detail.













Fig. 4.3 NAND gate representation in the tool.
The bigger squares are 500 by 500 pixel in dimension and each square
representing a NAND gate port is 100 by 100 pixels in dimension. The dimensions are
shown in the figure.
These squares are drawn on the form when the application is started by a function
defined in the user code [appendix A].
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User can draw a connecting wire by selecting a point by a click of the mouse then
drag it and release it at the point of destination. To make this connection user has to click
on the port square or anywhere inside it.
If a wrong connection is made it can be deleted by clicking the DELETE button
from theMenu bar and then following the same procedure as for drawing the wire.
The PIF rules are implemented in the tool i.e. user can make connections only
according to the PIF rules described in chapter 2. Also no two outputs can be connected
to each other.
The user can store the schematic file as a text file by clicking the Save button and
selecting desired path for the storage. Information about both, drawn lines and deleted
lines, is stored. This information is needed when the files is reopened afterwards. The file
is stored in terms ofpixel values.

















Fig. 4.4 Sample schematic
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The stored text file looks like this:
3
1155 1140 1155 1365
1350 1260 2175 1140
1365 1245 2145 2160
0
The number in the first row indicates that there are 3 drawn wires. The numbers in
the next 3 rows has the pixel information about the 3 drawn wires. For example, in row 2
first two columns (numbers 1155 and 1140) represent the X and Y pixel co-ordinates of
starting point of the wire and the last two columns (numbers 1155 and 1365) represent
the pixel co-ordinates of the end point of the wire. The last row has a 0 indicating that
there are no deleted nets (wires) in the schematic.
Scrolling is also implemented. For this 4 buttons (left scroll, right scroll, up scroll
and down scroll) are provided on the menu bar. When one of the scroll button is pressed,
the pixel information needs to be stored taking into account the scrolling. Horizontal
scroll affects the X co-ordinate and Vertical scroll affects the Y co-ordinate. This can be
explained with an example.
Suppose the application is started and the right scroll button is clicked once. Left
scroll, Up scroll, Down scroll are not clicked at all. At the start of the application all the
scroll counters are initialized to 0. This right click increments the right scroll counter by 1
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and left scroll counter, Up scroll counter, Down scroll counters are not modified
Numbers, Scrollhorizontal and Scroll_vertical are calculated as follows:
Scroll_horizontal = 1000 * Right scroll counter - 1000 Left scroll counter.
Scroll_vertical = 1000 * Up scroll counter
- 1000 Down scroll counter.
In this case,
Scroll_horizontal = 1000 * 1 - 1000 * 0 = 1000
Scroll_vertical = 1000 * 0 - 1000 * 0 = 0
Now a wire is drawn. Suppose that the starting point of the wire is at pixel location
X =1000, Y
= 1000. It will be stored in the array as
X_store = X + S_horizontal.
Y_store = Y + S_vertical.
In this case X_store = 2000 and Y_store = 1000 will be stored.
Similarly calculations are done for the vertical scrolling.
Once the scroll is done, the schematic is redrawn or refreshed. For this, all the
pixel information about the drawn wires is read from the storage array and used for
redrawing it on the schematic.
After the schematic is ready, the next step is to generate a netlist.
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4.2.2 Netlist generation
When a valid connection is made, the pixel values are stored as explained in the
above section. For the netlist generation, the square or NAND gate, co-ordinates (i.e. the
row and column number where the NAND gate is located) and the port numbers are
calculated. All this information is stored as netlist information. One example is shown
below. The netlist for above figure 4.3 will look like this:
3
1 1 1 - 1 1 2
1 1 0 - 2 1 1
1 1 0 - 2 2 1
The number on the first row indicates that there are three drawn wires. The next 3
rows store the connection details, i.e the NAND gate locations and the connections
between the ports. For example, the third row states that the output of the NAND gate
located at row number 1 and column number 1 is connected to the input 1 of the NAND
gate located at row number 2 and column number 1 . All the connections are represented
in this way in the netlist. The determination of the NAND gate locations and port
connection is explained below with a schematic example in figure 4.3.
As explained in the previous section, connection is allowed only in one of the port
squares, which makes it is easy to calculate the NAND gate location for the connection
and the port type.
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Consider third row from the netlist for figure 4.3 which contains the pixel co
ordinates for the first wire:
1350 1260 2175 1140
Here the first two columns represent X and Y co-ordinates of the starting NAND gate
(where the connection originates) and last two columns represent X and Y co-ordinates of
the destination (where the connections terminates) NAND gate.
First we calculate the locations of the NAND gate. For this the X and Y co
ordinates are divided by 1000 as the distance between any two NAND gates is 1000
pixels. The quotient gives us the location of the NAND gate in terms of row and column.
Row number the starting NAND gate
= 1350/1000 = 1 (as quotient is 1)
Column number for the starting NAND gate
= 1260/1000 = 1 (as quotient is 1)
Row number for the destination NAND gate = 2175/1000 = 2 (as quotient is 2)
Column number for the destination NAND gate = 1 140/1000 = 1 (as quotient is 1)
Thus for the connection in the above example
, starting NAND gate is located row
1 column 1 and the destination NAND gate is located at row 2 column 1.
Now we have to determine the port connections i.e. which ports are connected to
each other. For this purpose, modulus division is used with the X-Y co-ordinates. Lets
define two numbers PortX and PortY as,
Port_X = X co-ordinateMod 1000
Port_Y = Y co-ordinateMod 1000.
Now depending on the result of this modulus division the port number is inferred.
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Refer to the figure 4. 1 for this. For any port,
If (Port_X >= 100 and Port_X <= 200) and (Port_Y
>= 100 and Port_Y <= 200),
then the port is Input 1
If (Port_X >= 100 and Port_X <= 200) and (Port_Y
>= 300 and Port_Y <= 400) ,
then the port is Input2
If (Port_X >= 300 and Port_X <= 400) and (Port_Y
>= 200 and Port_Y <= 300) ,
then the port is Output.
For the above example, the calculation is as follows:
Gate where connections starts,
Port_X = 1350Mod 1000 = 350 (as the result ofmodulus is 350)
Port_Y = 1260 Mod 1000 = 260 (as the result ofmodulus is 260)
This indicates that it is an Output port.
Gate where the connection ends,
Port_X = 2175 Mod 1000 = 175 (as the result ofmodulus is 175)
Port_ Y
= 1 140 Mod 1000 = 140 (as the result ofmodulus is 140)
This indicates that it is an Input 1 port.
Thus the output of first NAND is connected to the input of second NAND.
Finally the netlist row can be read as: the Output of the NAND gate located at row
1 column 1 is connected to input 1 of the NAND gate located at row 2 column 1.
The same procedure is followed to form the remaining netlist.
The netlist is also stored in the text format. After the netlist is generated, the next
step is to generate a CIF file.
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4.2.3 Caltech Intermediate Format (CIF)
Caltech Intermediate Format (CIF) is a form for the description of integrated
circuits. It provides a common database structure for the integration of many research
tools. CIF provides a limited set of graphics primitives that are useful for describing the
two-dimensional shapes on the different layers of a chip. The format allows hierarchical
description, which makes the representation concise. In addition, it is a terse and human-
readable text format.
Each statement in CIF consists of a keyword or letter followed by parameters and
terminated with a semicolon. Spaces must separate the parameters but there are no
restrictions on the number of statements per line or of the particular columns of any field.
Comments can be inserted anywhere by enclosing them in parenthesis. There are only a
few CIF statements and they fall into one of two categories: geometry or control.
The geometry statements are:
LAYER - to switch mask layers.
BOX - to draw a rectangle.
WIRE - to draw a path.
ROUNDFLASH to draw a circle.
POLYGON
- to draw an arbitrary figure.
CALL - to draw a subroutine of other geometry statements.
The control statements are:
DS - to start the definition of a subroutine
DF - to finish the definition of a subroutine.
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DD - to delete the definition of subroutines
0 through 9 to include additional user-specified information
END - to terminate a CIF file.
All of these keywords are abbreviated to one or two letters that are unique.
A detailed discussion on the CIF file, with examples, can be found at:
http://www.rulabinsky.com/cavd/text/chapb.html
4.2.4 CIF generation from the netlist file
The CIF file is generated from the netlist file. Each netlist row entry represents a
connection involving one or two NAND gates .It is read in and corresponding to that
required NAND gates are instantiated. Depending on the connection, a CIF file entry for
a shape making the connection between the gates is generated. Once the CIF file is
generated, Mentor Graphic tool is used to do the conversion between the CIF file and
visible layout so that the layout can be seen and I/O pins can be added.
First of all a layout for NAND gate in TSMC 2 micron technology is done. So the






(0, 0) Origin of the NAND gate.
Fig. 4.5 NAND GATE dimensions and origin.
From this layout a CIF file is generated (see this file in the Appendix). This CIF
description of the NAND gate forms a subroutine numbered 1 . This subroutine can be
called in another CIF file describing a circuit as hierarchy is allowed in CIF files. When a
subroutine is called in a CIF file, offset on the X-axis and Y-axis can be given so that the
component represented by the subroutine is shifted to the desired location. For example if
we want to form a AND gate using 2 NANDs. So in the CIF file for the AND, we will





Fig. 4.6 AND gate using 2 NANDs.
54
(0,0)
The CD? file for AND schematic :
Call 1; (instance ofNAND1)
Call 1 35 0 ; (instance ofNAND2 with offset of 35 um on X-axis and 0 on the
Y-axix with respect to NAND1)
statement 1 ;
statement 2 ; (These statements will describe the connections betweenNANDs)


























Fig. 4.7 PIF logic connections. [1]
Taking this as reference, various shapes are developed for making these connections. To
develop these shapes, each connection is implemented in a layout tool to get the idea of
the required shape geometry. Once that is done, its CIF description is known by
observing the shape. This CIF description of the shapes is used to make the connections.
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The origin is the reference for the NAND gates and various connections between
these gates. All the connections using different shapes are done using poly or metal 1.
Fourth quadrant of the Cartesian co-ordinate system is used as shown in fig 4.5.
Depending on the row and column position of the NAND gates in the netlist,
instances of NAND gates are instantiated (subroutines for the NAND gate are called).
Then depending on the connection, one of the shapes, which define connections between
the gates, is generated.
This can be explained with an example. Again, consider fig. 4.3. Its netlist is
reproduced here.
3
1 1 1 1 1 2
1 1 0 2 1 1
1 1 0 2 2 1
Row 1 indicates that there are 3 connections. Consider row 2. It indicates that the output
of the NAND gate located at row 1 column 1 is connected to the input 1 of the NAND
gate located at row 2 column 1. We define 4 numbers :offset_x_startgate,
offset_y_startgate, offset_x_endgate, offset_y_endgate. These are calculates as follows:
offset_x_startgate
=
row number of start gate
* 35 (as width ofNAND is 35 um)
offset_y_startgate
=
column number of start gate
*
(-65) (as height ofNAND is 65 um)
offset_x_endgate
=
row number of end gate
*
35 (as width ofNAND is 35 um)
offset_y_endgate
=
column number of end gate
*
(-65) (as height ofNAND is 65 um)
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In the calculation of the Y offset, it is multiplied by -65 because origin is taken as
reference and
4th
quadrant is used . In this example, we have 2 NAND gates.
First NAND gate will be at an X-offset = 1 (35) and Y-offset
= l(-65).
Second NAND gate will be at an X-offset = 2(35) and Y-offset
= l(-65).
This can be shown in the following figure:
(0,0) (35,-65) (70,-65) um
-65
um
Fig. 4.8 Generated NAND gates.
In this way, the NAND gates in the netlist file are generated. Next step is to make the
connections for these gates. Depending on the connections, one of the shapes is
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generated. Also depending on the position of the connection, appropriate offset (defined
by above equations) is added to the shape's instance.
Consider the AND gate example of fig 4.6. In this case two instances of the
NAND gate are generated. To connect the output on one NAND gate to the input of the
other, a shape (which is in metal 1) shown below is generated. Also a shape (which is in
poly) to connect the two inputs of the second NAND gate is generated.
sluf e to connect two
nan i gates.
shife to connect two inputs of a
same ITAND gate
Fig. 4.9 Example shapes to make connections betweenNAND gates.
When a different technology needs to be used, one has to just redo the layout of
the NAND gate and generate CIF file for it. The shapes making the connections will
change in dimensions but their geometry will not change. And finally the offset for the
NAND gates and shapes will depend on the new dimensions of the NAND gate. This can
be easily taken care of in the
visual basic code which generates the CIF file. Only the
routine that generates CIF file needs to be modified. The rest of the code remains intact.
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4.3 Designs with the tool
Using this tool schematic entry for a one bit full adder and a 2X2 multiplier was
design and then the netlist was generated followed by the CIF file generation. TSMC 2
micron technology was used for this purpose. These CIF files were converted to visible
layout using the Mentor Graphic tool. Design Rules Check (DRC) was carried out for
this. It passes the DRC without any errors. The related diagrams are seen in Appendix A.
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5. Tool User Guide
The design of the CAD tool for the PIF logic approach was explained in the
previous chapter. This chapter gives instructions to operate the tool. The tool can be
installed at the desired location by running the setup file provided for it. The tool has
various menus. Following sections describe editing of the schematic and also explains
each menu in detail.
5.1. Editing a schematic
When the tool is started, a new schematic window is opened. To make a
connection on the schematic, user has to left click the mouse at the starting location, drag
it to the desired end location, keeping it pressed, and release it. The start location and end
location must be on one of the port squares or inside them. See figure 5.1. If the
connection end points are not on the port squares or inside them, the connection can not
be completed and an error message window displaying "Wrong
connection"
will be
popped up on the schematic window. User has to click
"OK"
button on the window to
close this.
s- "S
Fig. 5.1 Example showing a valid connection.
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Also ifuser tries to connect two outputs together same error message window will
be popped up and connection can not be established. If user violates any of the PIF logic
design rules, an error message window displaying "Connection not
allowed"
will be seen
on the schematic. User has to click
"OK"
button on this window to close it. The
connection will not be established.
After drawing a wire suppose user wants to delete it. In that case, user has to press
the DELETE button on the Menu bar and then follow the same procedure as for drawing
a wire. Once the delete operation is over and user wants to draw wires again, Line button
on theMenu bar needs to be clicked and then drawing can be presumed.
5.2Menus
There are various menus available on the schematic window. These are explained
in the following sections.
5.2.1 File
Under the File menu there are following submenus:
New - By clicking this menu, a new schematic file is opened for editing. This application
is a Single Document Application i.e. only one window is active in the application
at run time. Therefore if any schematic is open before this, it will be closed. User
has to make sure that, the schematic is saved properly.
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Open - By pressing this menu, user can open a schematic for edit operations. The
schematic opened is a text file. User can open a previously saved file or can open
a new schematic with a name assigned to it.
Save - This menu is used to save the schematic which is currently open for editing. By
selecting the desired location on the drive, user can save the schematic as a text
file.
MENU
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Netlist - If this option is selected, a netlist is created for the schematic which is currently
open. This netlist is a text file. It is stored in the same location as the schematic.
It contains the information about the gate locations in the schematic and
interconnections between these gates. The name of the netlist file is netlist.txt
CIF Generation - If this button is pressed, a CIF file is generated for the schematic which
is currently open. It is generated for TSMC 2 micron technology. This
is also a text file and it is also stored in the same location as the
schematic. For the generation of CIF, netlist is required. So user
should first design the schematic, generate the netlist for it and then
finally generate the CIF file. The name of the generated CIF file is
CIF.txt. This CIF file can be given as an input to a CAD tool which
will do the conversion between the CIF and visible layout. In that case




If this menu is selected, a help file is opened. This file contains the information on PIF
logic design rules and how to use the tool.
5.3 Options on theMenu bar
There are various option buttons on theMenu bar. These are explained below.
1) Scroll Left
This causes the schematic window to scroll towards right.
2) Scroll right
This causes the schematic window to scroll towards left.
3) Scroll Up
This causes the schematic window to scroll up.
4) Scroll down
This causes the schematic window to scroll down
5) Refresh
After scrolling sometimes the schematic needs to be refreshed to see all the
connections properly. This causes the displayed schematic to refresh.
6) DELETE
This option is required ifuser wants to delete a particular connection.
7)RD
By clicking this button user can do the Redo operation on the schematic.
8) Line
When user finishes deleting operation and wants to resume the drawing operation,
this button needs to be clicked.
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5.4 Tool installation and help
The tool can be installed as a standalone application by running the setup file
provided for it. It can also executed by running executable file corresponding to it.
The installation file is Setup.exe
The executable file is PIF.exe
To get the help user needs to make a folder in the C drive named PIFTOOL and




There are numerous problems in the today's digital design area such as
interconnect, power management, noise and reusability of the design. Circuit simulation
with accurate circuit models for the modern semiconductor technologies is difficult due
to their complexities.
Pipelined Interconnect Free (PIF) logic design methodology tries to address these
problems by replacing conventional circuit interconnects with the chains of gates. It uses
only one type of gate (NAND or NOR) and allows connection only between adjacent
gates. This approach simplifies the modeling and analyzing of the circuit. It also gives an
exact idea of the layout of the circuit at the design stage.
The schematic and layout for 16 bit PIF adder was designed. A schematic for PIF
logic based multiplier was designed. The transistor level layout for the multiplier was
attempted but it was found that it is complex and prone to errors if done manually. Same
thing can be observed for a fairly complex circuit. To overcome this problem an
automated CAD tool was designed.
This CAD tool will generate a layout for a PIF logic based circuit is. It will
generate a CIF file for the circuit which can be given as an input to a CAD (like Cadence
or Mentor Graphics) tool which will convert it to visible layout. This avoids the task of
doing manual layout for fairly complex circuit (like a 2X2 multiplier) which is tedious,
time consuming and prone to errors.
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Using this tool a PIF full adder and PIF 2X2 multiplier layout is implemented in
TSMC 2 u technology using Mentor Graphics tool.
6.2 Future Work
This tool is a schematic entry and layout generation tool for a PIF logic based
circuit. The user designs a PIF logic circuit and enters the schematic with the help of this
tool to generate physical layout for the circuit. Future work can include following topics:
1) Netlist generation for simulator tool:
This tool generates a netlist for the entered schematic which is used for
generation of the CIF file. This netlist contains the details of the gate locations
and the interconnections between them. This netlist can not be used by a simulator
to perform the circuit simulation. A separate netlist is needed by the simulator. To
avoid this, one can generate a netlist which can be used by a simulator tool as will
as this PIF logic tool. The fact that only NAND gates are used will make the task
easier. The format of such a netlist (needed by the simulation tool) needs to be
studied and then implemented in the tool. Implementation of such a netlist will
speed up the design process.
2) More edit option:
Future modifications can support a few more edit option in the tool so that editing
becomes easier. For example, zoom in and zoom out operations for a particular
area of the schematic.
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3) Conventional logic to PD7 logic translator:
One can implement some algorithm in the tool so that apart from doing the
schematic entry for a PIF logic based circuit; it can take a conventional logic
design as its input and translate it into PIF logic. This algorithm will decide the
most optimum routing for the signals in the circuit. It will calculate the required
delays in various paths. Once the PIF logic circuit is done, it can generate the
layout for the same.
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"This is the verilog code for the FFT implementation.
=
There are different modules arranged one below another.











<= (a&&b || b&&cin || a&&cin);
end
endmodule







always @ (a or b) begin
sum





































































































































































































































































































































































































f44,sf45,sf46,sf47,sf48,sf49,sf50,sf5L')ui *'5^a iwjbji i i ui iw,LJi
.y,uwv,uij*,
Sf52,sf53,sf54,sf55,sf56,sf57,sf58,sf59,sf60,sf61,sf62,sf63,sf64,sf65,sf66,sf67,sf68,sf69,s
f70,sf71,sf72,sf73,sf74,sf75,sf76,sf77,,jK,*- . * JU^. . ^-,^i . W jU^. . , ~" , .Ji Wjt,*. . . j
sf78,sf79,sf80,sf81,sf82,sf83,sf84,sf85,sf86,sf87,sfB8,sfB9,sf90,sf91,sf92,sf93,sf94,sf95,s
f96,sf97,sf98,sf99,sfl00,sfl01,sfl02,sfl03,
sfl04,sfl05,sfl06,sfl07,sfl08,sfl09,sfl 10,sfl 1 l.sfl 12,sfl 13,sfl 14,sfl 15,sfl 16,sfl 17,sfl
19,sfl20,sfl21,sfl22,sfl23,sfl24,
Sfl25,sfl26,sfl27,sfl28,sfl29,sfl30,sfl31,sfl33,sfl34,sfl35,sfl36,sfl37,sn38,sfl39,sfl

















































































































































































































































































































































































my_fa fal 1 (sflO,x4y2,cf7,sfl l,cfl 1);






my_fa fal6 (sfl5,x5y2,cfl I,sfl6,cfl6);









































































my_fa fa76 (sf75,x2yl I,cf65,sf76,cf76);









































my_fa fal 10 (sfl09,x9y7,cf97,sfl 10,cfl 10);
my_fa fal 1 1 (sfl 10,x8y8,cf98,sfl 1 l,cfl 1 1);
my_fa fal 12 (sfl 1 1,x7y9,cf99,sfl 12,cfl 12);
my_fa fal 13 (sfll2,x6ylO,cflOO,sfll3,cfll3)
my_fafall4(sfll3,x5yll,cfl01,sfll4,cfll4)
my_fa fal 15 (sfl 14,x4yl2,cfl02,sfl 15,cfl 15)
my_fa fal 16 (sfl 15,x3yl3,cfl03,sfl 16,cfl 16)
my_fa fal 17 (sfl 16,x2yl4,cfl04,sfl 17,cfl 17);
my_fafall8(sfll7,xlyl5,chl4,Z[16],cfll8);
//Z17








my_fa fal27 (sfl26,x7yl0,cfl 13,sfl27,cfl27)































































































































































































































Code for the FFT module
"include
7home/wal264/research/fft/butterfly.v"


































































































































wire 15:0] fl 1 real;
wire 15:0] fl 1 img;
wire 15:0] fl 3 real;
wire 15:0] fl 3 img;
wire 15:0] f2 0 real;
wire 15:0] 2 0 img;
wire ;i5:0]f2_2_real;
wire T5:0]f2 2 img;
wire ;i5:0]f2_l_real;
wire 15:0] f2 1 img;
wire T5:0] f2_3_real;
wire T5:0]f2_3_img;
butterfly bl (.a_real (xOreal),
.a_img (xO_img),
.b_real (x4_real),




. A_img (vl l_0_img),
.B_real(vll_l_real),
.B_img (vll_l_img) );
































































butterfly b8 (.a_real (v21_l_real),












































.Wn_real (16'b 1 1 1 111 1 10100101 1),
.Wn_img








=This is the Visual basic code for the CAD tool developed for PIF logic=
Dim xl As Long 'stores the x co-ordinate of the starting point of the wire.
Dim yl As Long 'stores the y co-ordinate of the starting point of the wire.
Dim x2 As Long 'stores the x co-ordinate of the end point of the wire.
Dim y2 As Long 'stores the y co-ordinate of the end point of the wire.
Dim go As Single Used to resume drawing of the wire after DELETE is pressed.
Dim sq_x2 As Integer 'row number for the destinationNAND gate.
Dim sq_y2 As Integer 'column number for the destinationNAND gate.
Dim diff_x As Integer
Dim diff_y As Integer
Dim sq_xl As Integer 'row number for the starting NAND gate.
Dim sq_y 1 As Integer 'column number for the starting NAND gate.
Dim pl_xl As Integer 'these 4 variables are used to determine the ports
Dim pl_yl As Integer 'involved in the connection.
Dim pl_x2 As Integer
Dim pl_y2 As Integer
Dim coxy(8700) As Long
'
This array stores the pixel information about drawn wires.
Dim coxy_del(8700) As Long 'This stores information about deleted wires.
Dim nxt As Integer 'This is array counter for drawn wires.
Dim nxt_del As Integer 'This is array counter for deleted wires.
Dim linecnt As Integer Represents number ofdrawn wires.
Dim linecnt_del As Integer 'Represents number ofdeleted wires.
Dim linecnt_rd As Integer 'used for reading in the schematic file.
Dim linecnt_del_rd As Integer 'used for reading in the schematic file.
Dimwrptr As Integer
Dim strfilenamesave As String 'stores file name used for schematic storage.
Dim strfilenameopen As String 'stores file name of the schematic to be opened.
Dim nlname As String
Dim nlcnt As Integer
Dim netls(7000) As Integer 'array used for the generation of the netlist.
Dim netcount As Integer 'counter used to count the number ofnets.
Dim nlc As Integer
Dim rtscroll As Integer 'keeps the track of the right click on the form.
Dim lftscroll As Integer 'keeps the track of the left click on the form.
Dim hrscroll As Integer 'keeps the track of the effective horizontal scroll.
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Dim dscroll As Integer 'keeps the track of the down scroll.
Dim uscroll As Integer 'keeps the track of the up scroll.
Dim vscroll As Integer 'keeps the track of the effective vertical scroll.
Dim RS As Byte
Dim LS As Byte
Dim US As Byte
Dim DS As Byte
'flag used when right scroll is clicked.
'flag used when left scroll is clicked.
'flag used when UP scroll is clicked.
'flag used when DOWN scroll is clicked.
Dim rfdis(10000) As Long
Dim rfcnt As Integer




































'All the varibles are initiated to zero durig the start
'of the application.
'Routine which draws squares on the form is called.
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'This routine is invoked when a new file needs to be opened.
Private Sub mnunew_Click()
frmBoxes.Line (0, 0)-(20000, 20000), BackColor, BF
Call Form_Activate
End Sub
'This routie draws squares on the form.
Private Sub My_draw()
Dim intStartX As Integer
Dim intStartY As Integer 'These are the varibles used for drawing the squares.
Dim intLastX As Integer
Dim intLastY As Integer
Dim intStartX_v As Integer
Dim intStartY_v As Integer
Dim intLastX_v As Integer
Dim intLastY_v As Integer
Dim ex As Integer
Dim cy As Integer
Dim intCtr As Integer
Dim intCtrl As Integer



















For intCtrl = 1 To 60
For intCtr = 1 To 60
frmBoxes.Line (inl_x, inl_y)-(inl_x + 100, inl_y + 100), , B






For intCtrl = 1 To 60
For intCtr = 1 To 60
frmBoxes.Line (in2_x, in2_y)-(in2_x + 100, in2_y + 100), , B






For intCtrl = 1 To 60
For intCtr = 1 To 60










For intCtr = 1 To 60
frmBoxes.Line (intStartX_v, intStartY_v)-(intLastX_v, intLastYv)
intStartX_v = intStartX_v + 500
intLastX_v = intLastX_v + 500 'VB function for drawing lines on the form.
Next intCtr
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For intCtr = 1 To 60
frmBoxes.Line (intStartX intStartY)-(intLastX, intLastY)
intStartY = intStartY + 500
intLastY = intLastY + 500
Next intCtr
End Sub
'This routine refreshes the screen when one of the scroll operations is
'performed on the schematic.
Private Sub refresh_screen_for_Vclick()
Dim hscxl As Long
Dim hsc_x2 As Long
Dim hsc_yl As Long
Dim hsc_y2 As Long
Dim refcnt As Long 'These are the variables used for refresh operation.
Dim refnxt As Long
Dim delxl As Long
Dim del_x2 As Long
Dim newxl As Long
Dim new_x2 As Long
Dim del_yl As Long
Dim del_y2 As Long
Dim new_yl As Long







hrscroll = rtscroll lftscroll
vscroll
= uscroll - dscroll
For refcnt = 0 To linecnt
hsc_xl = coxy(refnxt + 0)
hsc_yl = coxy(refnxt + 1)
hsc_x2 = coxy(refnxt + 2)
hsc_y2 = coxy(refnxt + 3)
refnxt
= refnxt + 4
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new_xl = hsc_xl - 1000 * hrscroll
new_x2
= hsc_x2 - 1000 * hrscroll
new_yl
= hsc_yl - 1000 * vscroll
new_y2
= hsc_y2 - 1000 * vscroll
If(RS = l)Then
del_xl =new_xl + 1000




del_xl = new_xl - 1000













del_yl = new_yl - 1000







frmBoxes.Line (new_xl, new_yl)-(new_x2, new_y2), vbBlue




















'When REFRSESH button on the menu is clicked ,this routine executes.
Private Sub Refd_Click()




For rcl = 0 To linecnt




















'When SCROLL LEFT button on the menu is clicked ,this routine executes.
Private Sub lftclick_Click()





Call refresh screen for Vclick
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End Sub











'When SCROLL DOWN button on the menu is clicked ,this routine executes.
Private Sub dnscroll_Click()







'The following two routines are invoked when user wants to draw a wire
'or delete a wire on the schematic.They detect the mouse movements on the form.








= (xl + 1000 * rtscroll - 1000 * lftscroll) \ 1000
sq_yl
= (yl + 1000 * uscroll - 1000 * dscroll) \ 1000
pl_xl
= (xl + 1000
*
rtscroll - 1000 * lftscroll)Mod 1000
pl_yl
= (yl + 1000 * uscroll - 1000 * dscroll) Mod 1000
End Sub







= (x2 + 1000
*
rtscroll - 1000 * lftscroll) \ 1000
sq_y2
= (y2 + 1000
*
uscroll - 1000 * dscroll) \ 1000
pl_x2
= (x2 + 1000
*
rtscroll 1000 * lftscroll) Mod 1000
pl_y2
= (y2 + 1000
*






This routine makes the actual connection on the display and also
'stores the display information in an array.
Private Sub my_con()





If ((diff_x = 0 Or diff_x = 1 Or diff_x = -1) And (diff_y
= 0 Or diff_y
= 1 Or diff_y
=
1)) Then
If (((pl_xl >= 100 And pl_xl <= 200 And pl_yl >= 100 And pl_yl <= 200) Or _
(pl_xl >= 100 And pl_xl <= 200 And pl_yl >= 300 And pl_yl <= 400)) And
((pl_x2 >= 100 And pl_x2 <= 200 And pl_y2 >= 100 And pl_y2 <= 200) Or _
(pl_x2 >= 100 And pl_x2 <= 200 And pl_y2 >= 300 And pl_y2 <= 400) Or _
(pl_x2 >= 300 And pl_x2 <= 400 And pl_y2 >= 200 And pl_y2 <= 300))) Or _
((pl_xl >= 300 And pl_xl <= 400 And pl_yl >= 200 And pl_yl <= 300) And
((pl_x2 >= 100 And pl_x2 <= 200 And pl_y2 >= 100 And pl_y2 <= 200) Or _









uscroll 1000 * dscroll
coxy(nxt + 2)
=
x2 + 1000 * rtscroll - 1000 * lftscroll
coxy(nxt + 3)
=







linecnt = linecnt + 1















rtscroll - 1000 * lftscroll
coxy_del(nxt_del + 1)
=
yl + 1000 * uscroll
coxy_del(nxt_del + 2)
=







= nxt_del + 4
wrptr
= wrptr + 4








'This routine in executed when user wants to generate a netlist.The netlist stores the gate
'location information and the port connections.
Private Sub netlistgenQ
Dim con_port_l As Integer
Dim con_port_2 As Integer
















If (pl_xl >= 300 And pl_xl <= 400 And pl_yl >= 200 And pl_yl <= 300) Then
con_port_l = 0
End If
























= netcount + 1
End Sub






'This routine is executed when the user wants to open a existing file for edit.
Private Sub mnuopen_Click()
Dim rdcnt As Integer
Dim dash As Integer














Open strfilenameopen For Input As #1
Input #1, linecntrd
For rdcnt = 1 To linecnt_rd






For rdcnt = 1 To linecnt_del_rd









For Input As #9
Input #9, netno
For rdcnt = 1 To linecnt_rd + linecnt_del_rd
Input #9, netls(nlcnt + 0), netls(nlcnt + 1), netls(nlcnt + 2), dash, netls(nlcnt + 3),
netls(nlcnt + 4), netls(nlcnt + 5)
nlcnt







For rdcnt = 1 To linecnt_rd
frmBoxes.Line (coxy(nxt + 0), coxy(nxt + l))-(coxy(nxt + 2), coxy(nxt + 3)), vbBlue
nxt
= nxt + 4
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Next rdcnt
For rdcnt = 1 To linecntdelrd
frmBoxes.Line (coxy_del(nxt_del + 0), coxy_del(nxt_del + l))-(coxy_del(nxt_del + 2),





































Open strfilenamesave For Output As #1
Print #1, linecnt
For wrcnt = 1 To linecnt
Print #1, coxy(wrptr + 0), coxy(wrptr + 1), coxy(wrptr + 2), coxy(wrptr + 3)
wrptr





For wrcnt = 1 To linecntdel









For Output As #7
Print #7, linecnt + linecntdel
For wrcnt = 1 To linecnt + linecntdel








'This routine is required to generate the netlist for the schematic.
Private Sub netlist_Click()
Dim netcount_l As Integer
Dim netcount_2 As Integer
Dim rdcnt As Integer
Dim dash As Integer
Dim nxtl As Integer
Dim nxt2 As Integer
Dim cntl As Integer
Dim cnt2 As Integer
Dim coll As Integer
Dim col2 As Integer
Dim col3 As Integer
Dim col4 As Integer
Dim col5 As Integer
Dim col6 As Integer
Dim rm As Integer
Dim nx As Integer
Dim nxtfAs Integer
Dim ptr As Integer
Dim finalnc As Integer
Dim nl_l(l To 1000, 1 To 6) As Integer
Dim nl_2(l To 1000, 1 To 7) As Integer







For Input As #8
Input #8, netcountl
For rdcnt = 1 To netcountl
Input #8, nl_l(nxtl, 1), nl_l(nxtl, 2), nl_l(nxtl, 3), dash, nl_l(nxtl, 4), nl_l(nxtl, 5),
nl_l(nxtl, 6)





For Input As #9
Input #9, netcount_l
For rdcnt = 1 To netcountl
























For cntl = 1 To netcount_l - 1
For cnt2 = 1 To netcount_2
coll
=
nl_l(nxtl, 1) - nl_l(nxt2, 1)
col2
=
nl_l(nxtl, 2) - nl_l(nxt2, 2)
col3
=
nl_l(nxtl, 3) - nl_l(nxt2, 3)
col4
=
nl_l(nxtl, 4) - nl_l(nxt2, 4)
col5
=
nl_l(nxtl, 5) - nl_l(nxt2, 5)
col6
=
nl_l(nxtl, 6) - nl_l(nxt2, 6)
'rm = coll + col2 + col3 + col4 + col5 + col6
'If(rm = 0)Then
If (coll = 0 And col2






finalnc = finalnc + 2
'Print #5, rmnet(ptr), rmnet(ptr + 1), finalnc, ptr
ptr





































For cnt2 = 1 To netcountl







'This routine is needed to generate the CIF file for a opened schematic.
'It defines required varibles for the CIF generation.
Private Sub CIF_ClickO
Dim CJE_1(1 To 1000, 1 To 6) As Integer
Dim CIF_NC As Integer
Dim dsh As Integer
Dim cntl As Integer
Dim cnt2 As Integer
Dim xl As Long
Dim yl As Long
Dim x2 As Long
Dim y2 As Long
Dim port_start As Integer
Dim portdest As Integer
Dim samegl As Long
Dim sameg2 As Long
Dim OP TO IPX As Long
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Dim OP_TO_IPY As Long
Dim op_to_ip_spc_x As Long
Dim op_to_ip_spc_y As Long
Dim LOP_TO_UPIP_X As Long
Dim LOP_TO_UPIP_Y As Long
Dim UPOP_TO_LIP_X As Long
DimUPOP_TO_LIP_Y As Long
Dim lop_to_uip_samecol_x As Long
Dim lop_to_uip_samecol_y As Long
Dim uop_to_lip_samcol_x As Long
Dim uop_to_lip_samcol_y As Long
Dim opn_ipn_l_x As Long
Dim opn_ipn_l_y As Long
Dim op_col2_ip_coll_x As Long
Dim op_col2_ip_coll_y As Long
Dim op_ip_c2r2clrl_x As Long
Dim op_ip_c2r2clrl_y As Long
Dim opl_ipu_spc_x As Long
Dim opl_ipu_spc_y As Long
Dim poly_con_l_x As Long
Dim poly_con_l_y As Long
Dim poly_con_2_x As Long
Dim poly_con_2_y As Long
Dim poly_con_3_x As Long
Dim poly_con_3_y As Long
Dim poly_con_4_x As Long
Dim poly_con_4_y As Long
Dim poly_con_5_x As Long
Dim poly_con_5_y As Long
Dim poly_con_6_x As Long
Dim poly_con_6_y As Long
Dim poly_con_7_x As Long
Dim poly_con_7_y As Long
Dim poly_con_8_x As Long
Dim poly_con_8_y As Long
Dim poly_con_9_x As Long
Dim poly_con_9_y As Long
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Dim poly_con_10_x As Long





For Input As #1 1
Input #11, CIF_NC
For cnt2 = 1 To CIF_NC
Input #11, CIF_l(cntl, 1), CIF_l(cntl, 2), CUM (cntl, 3), dsh, CJE_l(cntl, 4),










For Output As #12




























OPJIOJPX = xl + 7000



















LOP_TO_UPIP_X = xl + 2000







UPOP_TO_LIP_X = xl + 7000
UPOP_TO_LIP_Y = yl - 28000
poly_con_3_x
= xl + 19000
poly_con_3_y
= yl - 81000 '16000 think over this.
117
lop_to_uip_samecol_x = xl - 7000
lop_to_uip_samecol_y = yl - 6000

























































'This IF generates the NAND gates.
'If (xl o 0 And x2 <> 0) And (yl o 0 And y2 <> 0) Then
'
If (xl = x2 = yl = y2 = 0) Or ((xl o 0 And x2 <> 0) And (yl <> 0 And y2o 0)) Then
Print #12, "C", 1, "T",xl, ",",yl,
";"
Print #12, "C", 1, "T", x2, ",", y2,
";"
End If
'This if connects two inputs of the same NAND gate.
If (xl = x2) And (yl
=
y2) And (xl
o 0 And yl <> 0 And x2 <> 0 And y2o 0) Then
Print #12, "C", 3, "T", samegl, ",", sameg2,
";"
End If
'This IF connects the o/p of a NAND to i/p of the next NAND in the same row.
'If (yl = y2) And (xl
o x2) Then




Print #12, "C", 4, "T", OP_TO_IPX, ",", OP_TO_IPY,
";"
Print #12, "C", 5, "T", poly_con_l_x, ",", poly_con_l_y,
";"
Else
Print #12, "C", 10, "T", op_to_ip_spc_x, ",", op_to_ip_spc_y,
";"




'This if connects o/p of the lower NAND to the i/p of the next upper NAND.
If (x2 > xl) And (y2 > yl) Then
Print #12, "C", 6, "T", LOP_TOJJPIP_X, ",", LOP_TO_UPIP_Y,
";"
Print #12, "C", 5, "T", poly_con_2_x, ",", poly_con_2_y,
";"
End If
'This if connects the o/p of the upperNAND to the i/p of the next lower NAND.
If (x2 > xl) And (y2 < yl) Then
Print #12, "C", 7, "T", UPOP_TO_LIP_X ",", UPOP_TO_LIP_Y,
";"
Print #12, "C", 5, "T", poly_con_3_x, ",", poly_con_3_y,
";"
End If
'This if connects the o/p of lowerNAND gate to upper NAND gate in the same column.
If (x2 = xl) And (y2 > yl) Then
If(port_dest = 2)Then
Print #12, "C", 8, "T", lop_to_uip_samecol_x, ",", lop_to_uip_samecol_y,
";"




Print #12, "C", 14, "T", opl_ipu_spc_x, ",", opl_ipu_spc_y,
";"




'This if connects the o/p of an upper NAND to the lower NAND in the same column.
If (x2 = xl) And (y2
< yl) Then
Print #12, "C", 9, "T", uop_to_lip_samcol_x, ",", uop_to_lip_samcol_y,
";"
Print #12, "C", 5, "T", poly_con_6_x, ",", poly_con_6_y,
";"
End If
'This if connects the o/p of the n+1 th column to i/p of nth column in the same row.
If (yl = y2) And (x2
< xl) Then
Print #12, "C", 13, "T", opn_ipn_l_x, ",", opn_ipn_l_y,
";"
Print #12, "C", 5, "T", poly_con_7_x, ",", poly_con_7_y,
";"
End If
'This if connects the o/p the upper nand to the i/p of the previous nand in the lower row.
If (xl > x2) And (y2
< yl) Then
Print #12, "C", 12, "T", op_col2_ip_coll_x, ",", op_col2_ip_coll_y,
";"
119
Print #12, "C", 5, "T", poly_con_8_x, ",", poly_con_8_y,
";"
End If
'This if connects the o/p of a lower nand to i/p ofupper nand in previous column.
If (x2 < xl) And (y2 > yl) Then
Print #12, "C", 11, "T", op_ip_c2r2clrl_x, ",", op_ip_c2r2clrl_y,
";"
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